

Performance Counters and Tools

OpenPOWER Tutorial, SC16, Salt Lake City

One of Europe's largest research facilities

 Energy, environmental sciences, health, information technology

- Home to
 - − ≈6000 employees
 - Two Top 500 supercomputers (#13, #57)
 - POWER Acceleration and Design Centre









e Helmholtz Association

About, Outline



Goals of this session

- Get to know Performance Counters
- Use counters on POWER8
- Use counters on NVIDIA GPUs
- → Hands-on

Motivation Performance Counters Introduction **General Description** Counters on POWER8 **Measuring Counters** perf PAPI Score-P Performance Counters on GPUs **NVIDIA GPU Introduction GPU Counters** Measuring Conclusion

[...] premature optimization is the root of all evil.

- Donald Knuth

Stage 1: Discovery



- Problem: Suspect application is running slow!
- Many reasons for slowness:
 - Problem size
 - Inherently algorithmic
 - Limiting hardware resources (CPU, memory, ...)
 - Non-optimal implementation
 - Omitting hardware features

JÜLICH

Stage 1: Discovery

- Problem: Suspect application is running slow!
 Solution: Analyze it, optimize it!
- Many reasons for slowness:
 - X Problem size
 - X Inherently algorithmic
 - ? Limiting hardware resources (CPU, memory, ...)
 - ? Non-optimal implementation
 - ? Omitting hardware features

Stage 1: Discovery



- Problem: Suspect application is running slow!
 Solution: Analyze it, optimize it!
- Many reasons for slowness:
 - X Problem size
 - X Inherently algorithmic
 - ? Limiting hardware resources (CPU, memory, ...)
 - ? Non-optimal implementation
 - ? Omitting hardware features

Motivation Stage 2: Pause

JÜLICH

- Optimization after programming
 - Purpose dictates usability
 - Two distinct steps:
 - 1 Functionality
 - 2 Efficiency
 - More Knuth: Programmers waste enormous amounts of time [...] worrying about [...] the speed of noncritical parts of their programs [...]. [...] premature optimization is the root of all evil.

Stage 2: Pause



- Optimization after programming
 - Purpose dictates usability
 - Two distinct steps:
 - 1 Functionality
 - 2 Efficiency
- More Knuth: Programmers waste enormous amounts of time [...]
 worrying about [...] the speed of noncritical parts of their
 programs [...]. [...] premature optimization is the root of all evil.
 Yet we should not pass up our [optimization] opportunities [...].

Stage 2: Pause



- Optimization after programming
 - Purpose dictates usability
 - Two distinct steps:
 - 1 Functionality
 - 2 Efficiency
- More Knuth: Programmers waste enormous amounts of time [...]
 worrying about [...] the speed of noncritical parts of their
 programs [...]. [...] premature optimization is the root of all evil.
 Yet we should not pass up our [optimization] opportunities [...].
- Don't trust your gut; profile!
 Optimize the right parts!

Stage 3: Investigation



Investigation objectives

- Where does code spend time?
- What are performance limiters?
 - Computing-limited
 - Bandwidth-limited
- Architecture features exploited?
 - L1\$, L2\$
 - (S)MT
 - SIMD
 - **–** ...
- How does performance change with versions of code?
- Impact of compiler options?

Stage 3: Investigation



Investigation objectives

- Where does code spend time?
- What are performance limiters?
 - Computing-limited
 - Bandwidth-limited
- Architecture features exploited?
 - L1\$, L2\$ Caching
 - (S)MT Threading, Hyperthreading
 - SIMD Vectorization
 - **—** ...
- How does performance change with versions of code?
- Impact of compiler options?

Stage 3: Investigation



Investigation objectives

- Where does code spend time?
- What are performance limiters?
 - Computing-limited
 - Bandwidth-limited
- Architecture features exploited?
 - L1\$, L2\$ Caching
 - (S)MT Threading, Hyperthreading
 - SIMD Vectorization
 - **—** ...
- How does performance change with versions of code?
- Impact of compiler options? Next session

#7|36

Stage 3: Investigation



Investigation objectives

- Where does code spend time?
- What are performance limiters?
 - Computing-limited
 - Bandwidth-limited
- Architecture features exploited?
 - L1\$, L2\$ Caching
 - (S)MT Threading, Hyperthreading
 - SIMD Vectorization
 - **–** ...
- How does performance change with versions of code?
- Impact of compiler options? Next session

Two ways to evaluate a program's performance

- The coarse way™ clock() or gettimeofday() or the likes
 - Might make sense for first look
 - No insight to inner workings
- The informative way™
 - \rightarrow Performance counters!



Performance Counters

Performance Monitoring Unit



Right next to the core

- Part of processor periphery, but dedicated registers
- History
 - First occurrence: Intel Pentium, reverse-engineered 1994 (RDPMC) [5]
 - Originally for chip developers
 - Later embraced for software developers and tuners
- Operation: Certain events counted at logic level, then aggregated to registers

Performance Monitoring Unit



Right next to the core

- Part of processor periphery, but dedicated registers
- History
 - First occurrence: Intel Pentium, reverse-engineered 1994 (RDPMC) [5]
 - Originally for chip developers
 - Later embraced for software developers and tuners
- Operation: Certain events counted at logic level, then aggregated to registers

Pros

- Low overhead
- Very specific requests possible; detailed information
- Information about CPU core, nest, cache, memory

Cons

- Processor-specific
 - No standard interface
 - Some might become unavailable...
- Limited amount of counter registers
- Compressed information content

ser of the Helmholtz Association

Working with Performance Counters



Some caveats

- Mind the clock rates!
 - Modern processors have dynamic clock rates (CPUs, GPUs)
 - \rightarrow Might skew results
 - Some counters might not run at nominal clock rate
- Limited counter registers
 POWER8: 6 slots for hardware counters
- Cores, Threads (OpenMP)
 - Absolutely possible
 - Complicates things slightly
 - Pinning necessary
 - → OMP_PROC_BIND, OMP_PLACES; PAPI_thread_init()
- Nodes (MPI): Counters independent of MPI, but aggregation tool useful (Score-P, ...)

Performance Counters Examples

JÜLICH FORSCHUNGSZENTRUM

What's possible

Number of ...

- Instructions

 CPI, IPC
- Cycles ——— or i, ii o
- Floating point operations
- Stalled cycles
- Cache misses, cache hits
- Prefetches
- Flushs
- Branches
- CPU migrations

Performance Counters Examples

JÜLICH FORSCHUNGSZENTRUM

What's possible

Number of ...

- Instructions

 CPI, IPC
- Cycles
- Floating point operations
- Stalled cycles
- Cache misses, cache hits
- Prefetches
- Flushs
- Branches
- CPU migrations

- Native
- Derived
- Software



Performance Counters on POWER8

ember of the Helmholtz Association

POWER8 Compartments

Sources of PMU events



POWER8

mber of the Helmholtz Association

POWER8 Compartments

JÜLICH FORSCHUNGSZENTRUM


Sources of PMU events



POWER8 Compartments

Sources of PMU events





- Core / thread level
- Core pipeline analysis
 - Frontend
 - Branch prediction
 - Execution units
 - **–** ...
- Behavior investigation
 - Stalls
 - Utilization
 - **–** ...

POWER8 Compartments

Sources of PMU events



POWER8 Core-Level

- Core / thread level
- Core pipeline analysis
 - Frontend
 - Branch prediction
 - Execution units
 - **—** ...
- Behavior investigation
 - Stalls
 - Utilization
 - ...


Nest-Level

- L3 cache, interconnect fabric, memory channels
- Analysis of
 - Main memory access
 - Bandwidth

POWER8 Compartments

Sources of PMU events





- Core / thread level
- Core pipeline analysis
 - Frontend
 - Branch prediction
 - Execution units
 - **...**
- Behavior investigation
 - Stalls
 - Utilization
 - ...

Nest-Level

- L3 cache, interconnect fabric, memory channels
- Analysis of
 - Main memory access
 - Bandwidth

mber of the Helmholtz Association

POWER8 Performance Counters

JÜLICH FORSCHUNGSZENTRUM

Instructions, Stalls

NAME Some description

ember of the Helmholtz Association

POWER8 Performance Counters

Instructions, Stalls



NAME Some description

PM_INST_CMPL Instructions completed
Also: PM_RUN_INST_CMPL

PM_RUN_CYC Total cycles run
Processor cycles gated by the run latch

Instructions, Stalls

NAME Some description

PM_INST_CMPL Instructions completed

Also: PM RUN INST CMPL

PM_RUN_CYC Total cycles run
Processor cycles gated by the run latch

PM_CMPLU_STALL Completion stall

Cycles in which a thread did not complete any groups, but there were entries

PM_CMPLU_STALL_THRD Completion stall due to thread conflict

After stall, thread unable to complete because other thread uses completion port

PM GCT NOSLOT CYC Pipeline empty

Global Completion Table has no slots from thread

Instructions, Stalls

NAME Some description

PM_INST_CMPL Instructions completed

Also: PM RUN INST CMPL

PM_RUN_CYC Total cycles run
Processor cycles gated by the run latch

PM_CMPLU_STALL Completion stall

Cycles in which a thread did not complete any groups, but there were entries

PM_CMPLU_STALL_THRD Completion stall due to thread conflict

After stall, thread unable to complete because other thread uses completion port

PM_GCT_NOSLOT_CYC Pipeline empty

Global Completion Table has no slots from thread

Instructions, Stalls

NAME Some description

PM_INST_CMPL Instructions completed

Also: PM RUN INST CMPL

PM_RUN_CYC Total cycles run
Processor cycles gated by the run latch

PM_CMPLU_STALL Completion stall

Cycles in which a thread did not complete any groups, but there were entries

PM_CMPLU_STALL_THRD Completion stall due to thread conflict After stall, thread unable to complete because other thread uses completion port

PM_GCT_NOSLOT_CYC Pipeline empty

Global Completion Table has no slots from thread

PM CMPLU STALL BRU CRU Stall due to IFU

IFU: Instruction Fetchina Unit

PM CMPLU STALL VSU Stall due to VSU

VSU: Vector Scalar Unit

Instructions, Stalls

NAME Some description

PM_INST_CMPL Instructions completed

Also: PM RUN INST CMPL

PM_RUN_CYC Total cycles run
Processor cycles gated by the run latch

PM_CMPLU_STALL Completion stall
Cycles in which a thread did not complete any groups, but there were entries

PM_CMPLU_STALL_THRD Completion stall due to thread conflict

After stall, thread unable to complete because other thread uses completion port

PM_GCT_NOSLOT_CYC Pipeline empty
Global Completion Table has no slots from thread

PM CMPLU STALL BRU CRU Stall due to IFU

IFU: Instruction Fetchina Unit

PM CMPLU STALL VSU Stall due to VSU

VSU: Vector Scalar Unit

Instructions, Stalls

NAME Some description

PM_INST_CMPL Instructions completed

Also: PM RUN INST CMPL

PM RUN CYC Total cycles run

Processor cycles gated by the run latch

PM CMPLU_STALL Completion stall

Cycles in which a thread did not complete any groups, but there were entries

PM CMPLU STALL THRD Completion stall due to thread conflict After stall, thread unable to complete because other thread uses completion port

PM_GCT_NOSLOT_CYC Pipeline empty
Global Completion Table has no slots from thread

PM CMPLU STALL BRU CRU Stall due to IFU IFU: Instruction Fetchina Unit

PM_CMPLU_STALL_BRU Stall due to BRU

BRU: Branch Unit

PM_CMPLU_STALL_VSU Stall due to VSU VSU: Vector Scalar Unit

PM_CMPLU_STALL_SCALAR_LONG Stall due to long scalar instruction

Floating point divide or square root instructions

Instructions, Stalls

NAME Some description PM_INST_CMPL Instructions completed

Also: PM RUN INST CMPL

PM_RUN_CYC Total cycles run
Processor cycles gated by the run latch

PM_CMPLU_STALL Completion stall
Cycles in which a thread did not complete any groups, but there were entries

PM_CMPLU_STALL_THRD Completion stall due to thread conflict After stall, thread unable to complete because other thread uses completion port

PM_GCT_NOSLOT_CYC Pipeline empty
Global Completion Table has no slots from thread

PM CMPLU STALL BRU CRU Stall due to IFU IFU: Instruction Fetchina Unit

PM_CMPLU_STALL_BRU Stall due to BRU

BRII: Branch Unit

PM_CMPLU_STALL_VSU Stall due to VSU

VSU: Vector Scalar Unit PM CMPLU STALL SCALAR LONG Stall due to long scalar instruction

Instructions, Stalls





NAME Some description PM_INST_CMPL Instructions completed

Also: PM RUN INST CMPL

PM_RUN_CYC Total cycles run
Processor cycles gated by the run latch

PM_CMPLU_STALL Completion stall
Cycles in which a thread did not complete any groups, but there were entries

PM_CMPLU_STALL_THRD Completion stall due to thread conflict

After stall, thread unable to complete because other thread uses completion port

PM_GCT_NOSLOT_CYC Pipeline empty
Global Completion Table has no slots from thread

PM CMPLU STALL_BRU_CRU Stall due to IFU IFU: Instruction Fetchina Unit

PM_CMPLU_STALL_BRU Stall due to BRU

BRII: Branch Unit

PM_CMPLU_STALL_VSU Stall due to VSU VSU: Vector Scalar Unit

PM CMPLU STALL SCALAR LONG Stall due to long scalar instruction

POWER8 Performance Counters



NAME Some description
PM_INST_CMPL Instructions completed

Number of counters for POWER8: 1144

See appendix for more on counters (CPI stack; resources)



Measuring Counters

Overview



perf Linux' tool

PAPI C/C++ API

Score-P Measurement environment

Likwid Set of command line utilities for detailed analysis

perf

Linux' own performance tool



- Part of Linux kernel since 2009 (v. 2.6.31)
- Command line utility as prefix for targeted application



- Part of Linux kernel since 2009 (v. 2.6.31)
- Command line utility as prefix for targeted application
- Main program perf; all functionality by sub-commands

```
perf list List available counters

perf stat Run program; report performance data

perf record Run program; sample and save performance data


perf report Analyzed saved performance data (appendix)

perf top Like top, live-view of counters
```

perf perf stat



Usage: perf stat ./app



perf perf stat



Example: perf stat -e context-switches,[...] ./app

```
perf
perf stat
```





Example: perf stat -e context-switches,[...] ./app

perf

JÜLICH FORSCHUNGSZENTRUM

Tipps, Tricks

Option --repeat for statistical measurements

```
1.239 seconds time elapsed ( +- 0.16% )
```

Measure unaliased, raw counters with -e rABC

```
perf stat -e r4d018 ./matmul.bin
551681 r4d018
```

- Restrict counters to certain user-level modes by -e counter:m, with m = u (user), = k (kernel), = h (hypervisor)
- perf modes: Per-thread (default), per-process (-p PID), per-CPU (-a)
- Other options
 - -d More details
 - -d -d More more details
 - -B Add thousands' delimiters
 - -x Print machine-readable output
- → https://perf.wiki.kernel.org/

JÜLICH FORSCHUNGSZENTRUM

Measure where it hurts...

- Performance Application Programming Interface
- API for C/C++, Fortran

JÜLICH FORSCHUNGSZENTRUM

Measure where it hurts...

- Performance Application Programming Interface
- API for C/C++, Fortran
- Goal: Create common (and easy) interface to performance counters
- Two API layers
 - High-Level API: Most-commonly needed information capsuled by convenient functions
 - Low-Level API: Access all the counters! See appendix!

Measure where it hurts...

- Performance Application Programming Interface
- API for C/C++, Fortran
- Goal: Create common (and easy) interface to performance counters
- Two API layers
 - High-Level API: Most-commonly needed information capsuled by convenient functions
 - Low-Level API: Access all the counters! See appendix!
- Command line utilities

```
papi avail List aliased, common counters
          Use papi avail -e EVENT to get description
          and options for EVENT
```

papi_native_avail List all possible counters, with details

Extendable by Component PAPI (GPU!)

JÜLICH FORSCHUNGSZENTRUM

Measure where it hurts...

- Performance Application Programming Interface
- API for C/C++, Fortran
- Goal: Create common (and easy) interface to performance counters
- Two API layers
 - High-Level API: Most-commonly needed information capsuled by convenient functions
 - Low-Level API: Access all the counters! See appendix!
- Command line utilities

```
papi_avail List aliased, common counters

Use papi_avail -e EVENT to get description and options for EVENT
```

papi_native_avail List all possible counters, with details

- Extendable by Component PAPI (GPU!)
- Comparison to perf: Instrument specific parts of code, with different counters



Usage: papi_avail

```
nerten — aherten@jupp00: ~ — ssh jupp
aherten@jupp00:~$ papi_avail
Available PAPI preset and user defined events plus hardware information.
PAPI Version
                       : 5.4.1.0
Vendor string and code : IBM (3)
Model string and code : POWER8E (8247)
CPU Revision
             : 2.000000
CPU Max Megahertz : 3690
CPU Min Megahertz : 2061
Hdw Threads per core : 8
Cores per Socket
Sockets
NUMA Nodes
CPUs per Node
                    : 160
Total CPUs
Running in a VM : no
Number Hardware Counters : 6
Max Multiplex Counters : 128
```



Usage: papi_avail

```
↑ herten — aherten@jupp00: ~ — ssh jupp
  PAPI Preset Events
                Code
                       Avail Deriv Description (Note)
PAPI L1 DCM 0x80000000 Yes
                              Yes Level 1 data cache misses
PAPI L1 ICM 0x80000001 Yes
                              No Level 1 instruction cache misses
PAPI L2 DCM 0x80000002 Yes
                              No
                                   Level 2 data cache misses
PAPI_L2_ICM 0x80000003 No
                                   Level 2 instruction cache misses
PAPI L3 DCM 0x80000004 No
                              No
                                  Level 3 data cache misses
PAPI_L3_ICM 0x80000005 Yes
                                   Level 3 instruction cache misses
PAPI L1 TCM 0x80000006 No
                                   Level 1 cache misses
PAPI L2 TCM 0x80000007 No
                                   Level 2 cache misses
PAPI L3 TCM 0x80000008 No
                                   Level 3 cache misses
PAPI CA SNP 0x80000009
                              Nο
                                   Requests for a snoop
PAPI CA SHR 0x8000000a
                                   Requests for exclusive access to shared cache line
                              No
PAPI CA CLN 0x8000000b No
                                   Requests for exclusive access to clean cache line
                              Nο
PAPI_CA_INV 0x8000000c No
                                   Requests for cache line invalidation
                              No
PAPI CA ITV 0x8000000d No
                              No
                                   Requests for cache line intervention
PAPI_L3_LDM 0x8000000e
                                   Level 3 load misses
                              No
PAPI L3 STM 0x8000000f No
                                   Level 3 store misses
                              No
```



Example (with details): papi_avail -e PAPI_L1_DCM

```
. .
                                 nherten — aherten@jupp00: ~ — ssh jupp
                              PAPI L1 DCM
Event name:
Event Code:
                              0×80000000
Number of Native Events:
Short Description:
                             |L1D cache misses|
Long Description:
                             |Level 1 data cache misses|
Developer's Notes:
Derived Type:
                             |DERIVED_ADD|
Postfix Processing String:
Native Code[0]: 0x40000000 |PM_LD_MISS_L1|
Number of Register Values: 0
 Native Event Description: |Load Missed L1.|
 Native Code[1]: 0x40000001 | PM ST MISS L1|
 Number of Register Values: 0
 Native Event Description: |Store Missed L1.|
avail.c
aherten@jupp00:~$ papi_avail -e PAPI_L1_DCM
```



Example (native): papi_avail -e PM_CMPLU_STALL_VSU

```
. .
                                  nherten — aherten@jupp00: ~ — ssh jupp
                              PM CMPLU STALL VSU
Event name:
Event Code:
                              0×40000000d
Number of Register Values:
Description:
                             [Completion stall due to VSU instruction.]
Unit Masks:
 Mask Info:
                             |:u=0|monitor at user level|
                             1:k=0|monitor at kernel level|
 Mask Info:
 Mask Info:
                             |:h=0|monitor at hypervisor level|
 Mask Info:
                             |:period=0|sampling period|
 Mask Info:
                             |:freg=0|sampling frequency (Hz)|
 Mask Info:
                             |:excl=0|exclusive access|
 Mask Info:
                             |:mq=0|monitor quest execution|
 Mask Info:
                             |:mh=0|monitor host execution|
                             |:cpu=0|CPU to program|
 Mask Info:
 Mask Info:
                             |:pinned=0|pin event to counters|
avail.c
                                             PASSED
aherten@jupp@0:~$ papi_avail -e PM_CMPLU_STALL_VSU
```

PAPI: High Level API

Usage: Source Code



```
// Setup
float realTime, procTime, mflops, ipc;
long long flpins, ins;
// Initial call
PAPI_flops(&realTime, &procTime, &flpins, &mflops);
PAPI ipc(&realTime, &procTime, &ins, &ipc);
// Compute
mult(m, n, p, A, B, C);
// Finalize call
PAPI_flops(&realTime, &procTime, &flpins, &mflops);
PAPI_ipc(&realTime, &procTime, &ins, &ipc);
```

See appendix for Low Level API snippet!



Notes on usage; Tipps

Important functions in High Level API

JÜLICH FORSCHUNGSZENTRUM

Notes on usage; Tipps

Important functions in High Level API

Important functions in Low Level API

```
PAPI_add_event() Add aliased event to event set
PAPI_add_named_event() Add any event to event set
PAPI_thread_init() Initialize thread support in PAPI
```

Documentation online and in man pages (man papi_add_event)

JÜLICH FORSCHUNGSZENTRUM

Notes on usage; Tipps

Important functions in High Level API

Important functions in Low Level API

```
PAPI_add_event() Add aliased event to event set
PAPI_add_named_event() Add any event to event set
PAPI_thread_init() Initialize thread support in PAPI
```

- Documentation online and in man pages (man papi_add_event)
- All PAPI calls return status code; check for it! By macro (appendix)
- Convert names of performance counters with libpfm4 (appendix)

JÜLICH FORSCHUNGSZENTRUM

Notes on usage; Tipps

Important functions in High Level API

Important functions in Low Level API

```
PAPI_add_event() Add aliased event to event set
PAPI_add_named_event() Add any event to event set
PAPI_thread_init() Initialize thread support in PAPI
```

- Documentation online and in man pages (man papi_add_event)
- All PAPI calls return status code; check for it! By macro (appendix)
- Convert names of performance counters with libpfm4 (appendix)
- → http://icl.cs.utk.edu/papi/




Introduction

- Measurement infrastructure for profiling, event tracing, online analysis
- Output format input for many analysis tools (Cube, Vampir, Periscope, Scalasca, Tau)



Introduction

- Measurement infrastructure for profiling, event tracing, online analysis
- Output format input for many analysis tools (Cube, Vampir, Periscope, Scalasca, Tau)



Howto



Prefix compiler executable by scorep

```
~\$ scorep clang++ -o app code.cpp
```


- → Adds instrumentation calls to binary
 - Profiling output is stored to file after run of binary
- Steer with environment variables at run time

```
~\$ export SCOREP_METRIC_PAPI=PAPI_FP_OPS,PM_CMPLU_STALL_VSU
~\$ ./app
```

- ⇒ Use different PAPI counters per run!
- Quick visualization with Cube; scoring with scorep-score appendix

Analysis with Cube







Performance Counters on GPUs


er of the Helmholtz Association

NVIDIA GPU Introduction



GPU 101

- Dedicated devices, connected with CPU by bus (PCIe, NVLink)
- Computations in Streaming Multiprocessor (SM)
- Single Instruction, Multiple Threads (SIMT)
- CUDA cores for single precision, for double precision, for ...
- Hierarchical, specialized memory



DRAM

CPU

GPU

GPU Counters

JÜLICH

Of events and metrics

- Counters built right in
- Grouped into domains by topic
- Access backend: CUPTI (CUDA Profiling Tools Interface)
- Tools for instrumenting already-compiled code, for augmenting source code, for tracing
- NVIDIA differentiates between
 - Event Countable activity or occurrence on GPU device

 Metric Characteristic calculated from one or more events

Example Events and Metrics



NAME NVIDIA Description (quoted)

Example Events and Metrics



NAME NVIDIA Description (quoted)

threads_launched Number of threads launched on a multiprocessor.

Example Events and Metrics



NAME NVIDIA Description (quoted)

threads_launched Number of threads launched on a multiprocessor.

shared_store Number of executed store instructions where state space is specified as shared, increments per warp on a multiprocessor.

ipc Instructions executed per cycle

achieved_occupancy Ratio of the average active warps per active cycle to the maximum number of warps supported on a multiprocessor

l1_cache_local_hit_rate Hit rate in L1 cache for local loads and stores

gld_efficiency Ratio of requested global memory load throughput to required global memory load throughput.

flop_count_dp Number of double-precision floating-point operations executed non-predicated threads (add, multiply, multiply-accumulate and special)

stall_pipe_busy Percentage of stalls occurring because a compute operation cannot be performed because the compute pipeline is busy



Tools

CUPTI C/C++-API through cupti.h

- Activity API: Rrace CPU/GPU activity
- Callback API: Hooks for own functions
- Event / Metric API: Read counters and metrics
- ightarrow Targets developers of profiling tools



Tools

CUPTI C/C++-API through cupti.h

- Activity API: Rrace CPU/GPU activity
- Callback API: Hooks for own functions
- Event / Metric API: Read counters and metrics
- → Targets developers of profiling tools
- PAPI All PAPI instrumentation through PAPI-C, e.g. cuda:::device:0:threads_launched

Score-P Mature CUDA support

- Prefix nvcc compilation with scorep
- Set environment variable SCOREP_CUDA_ENABLE=yes
- Run, analyze

JÜLICH FORSCHUNGSZENTRUM

Tools

CUPTI C/C++-API through cupti.h

- Activity API: Rrace CPU/GPU activity
- Callback API: Hooks for own functions
- Event / Metric API: Read counters and metrics
- → Targets developers of profiling tools

PAPI All PAPI instrumentation through PAPI-C, e.g. cuda:::device:0:threads_launched

Score-P Mature CUDA support

- Prefix nvcc compilation with scorep
- Set environment variable SCOREP_CUDA_ENABLE=yes
- Run, analyze

nvprof, Visual Profiler NVIDIA's solutions

JÜLICH FORSCHUNGSZENTRUM

Tools

CUPTI C/C++-API through cupti.h

- Activity API: Rrace CPU/GPU activity
- Callback API: Hooks for own functions
- Event / Metric API: Read counters and metrics
- → Targets developers of profiling tools
- PAPI All PAPI instrumentation through PAPI-C, e.g. cuda:::device:0:threads_launched

Score-P Mature CUDA support

- Prefix nvcc compilation with scorep
- Set environment variable SCOREP_CUDA_ENABLE=yes
- Run, analyze

nvprof, Visual Profiler NVIDIA's solutions

nvprof

GPU command-line measurements



Usage: nvprof --events AB --metrics C,D ./app

• • •	🔞 🥚 🌑 👚 👚 herten — aherten@JUHYDRA: ~/cudaSamples/NVIDIA_CUDA-7.5_Samples/bin/x86_64/linux/release —linux/release — ssh juhydra								
ixMulCUDA <int=32>(float*, float*, float*, int, int)" (0 of 3)==18158== Replaying kernel "void matrixMulCUDA<int=32>(float*, float*, f</int=32></int=32>									
at*, int, int)" (0 of 3)==18158== Replaying kernel "void matrixMulCUDA <int=32>(float*, float*, float*, int, int)" (done)</int=32>									
==18158== Replaying kernel "void matrixMulCUDA <int=32>(float*, float*, float*, int, int)" (0 of 3)==18158== Replaying kernel "void matr</int=32>									
ixMulCUDA <int=32>(float*, float*, float*, int, int)" (0 of 3)==18158== Replaying kernel "void matrixMulCUDA<int=32>(float*, float*, fl</int=32></int=32>									
at*, int, int)" (0 of 3)==18158== Replaying kernel "void matrixMulCUDA <int=32>(float*, float*, float*, int, int)" (done)</int=32>									
Performance= 1.69 GFlop/s, Time= 77.513 msec, Size= 131072000 Ops, WorkgroupSize= 1024 threads/block									
Checking computed result for correctness: Result = PASS									
NOTE: The CUDA Samples are not meant for performance measurements. Results may vary when GPU Boost is enabled.									
==18158== Profiling application: ./matrixMul									
==18158== Profiling result:									
==18158== Event result:									
Invocat	ions	Event Name	Min	Max	Avg				
Device "Tesla K40m (0)"									
Kernel: void matrixMulCUDA <int=32>(float*, float*, float*, int, int)</int=32>									
	301	threads_launched	204800	204800	204800				
18158	== Metric result:								
Invocat		Metric Name		Met	ric Description	Min	Max	Ava	
	'Tesla K40m (0)"	Heer te Name			ric bescription		i i u x	9	
Kernel: void matrixMulCUDA <int=32>(float*, float*, int, int)</int=32>									
							131072000		
	301	ipc	loucing roin		Executed IPC	1,472345	1.486837	1.480249	
	301	achieved occupancy		Ach	ieved Occupancy	0.960357	0.989658	0.975385	
		admiration_accupancy			zoros secupancy	0.000000	0.505050	0.0.000	
# aherten @ JUHYDRA in ~/cudaSamples/NVIDIA CUDA-7.5_Samples/bin/x86_64/linux/release [21:47:45]									
\$ nyorofevents threads launchedmetrics floo count so inc achieved occupancy /matrixMul									

nvprofUseful hints




Useful parameters to nvprof

- --query-metrics List all metrics
 - --query-events List all events
- --kernels *name* Limit scope to kernel
- --print-gpu-trace Print timeline of invocations
- - --csv Output a CSV
 - --export-profile Store profiling information, e.g. for Visual Profiler

Visual Profiler

JÜLICH

An annotated time line view




ser of the Helmholtz Association

Visual Profiler

JÜLICH

Analysis experiments



Conclusions





- Large set of performance counters on POWER8 and NVIDIA processors
- Right next to (inside) core(s)
- Provide detailed insight for performance analysis on many levels
- Different measurement strategies and tools
 - perf
 - PAPI
 - Score-P
 - nvprof

ConclusionsWhat we've learned



- Large set of performance counters on POWER8 and NVIDIA processors
- Right next to (inside) core(s)
- Provide detailed insight for performance analysis on many levels
- Different measurement strategies and tools
 - perf
 - PAPI
 - Score-P
 - nvprof





Appendix

Knuth on Optimization References POWER8 Performance Counters perf Supplementary PAPI Supplementary Score-P Supplementary

amber of the Helmholtz Association

Knuth on Optimization

JÜLICH FORSCHUNGSZENTRUM

The full quote, finally

Programmers waste enormous amounts of time thinking about, or worrying about, the speed of noncritical parts of their programs, and these attempts at efficiency actually have a strong negative impact when debugging and maintenance are considered.

We should forget about small efficiencies, say about 97 % of the time: premature optimization is the root of all evil. Yet we should not pass up our opportunities in that critical 3 %.

- Donald Knuth in "Structured Programming with Go to Statements" [6]

References



- [5] Terje Mathisen. Pentium Secrets. URL: http: //www.gamedev.net/page/resources/_/technical/generalprogramming/pentium-secrets-r213 (pages 17, 18).
- [6] Donald E. Knuth. "Structured Programming with Go to Statements". In: ACM Comput. Surv. 6.4 (Dec. 1974), pp. 261–301. ISSN: 0360-0300. DOI: 10.1145/356635.356640. URL: http://doi.acm.org/10.1145/356635.356640 (page 80).

References: Images, Graphics



- [1] Forschungszentrum Jülich. Hightech made in 1960: A view into the control room of DIDO. URL: http://historie.fz-juelich.de/60jahre/DE/Geschichte/1956-1960/Dekade/_node.html (page 2).
- [2] Forschungszentrum Jülich. Forschungszentrum Bird's Eye. (Page 2).
- [3] Forschungszentrum Jülich. JUQUEEN Supercomputer. URL: http://www.fz-juelich.de/ias/jsc/EN/Expertise/Supercomputers/JUQUEEN/JUQUEEN_node.html (page 2).
- [4] Rob984 via Wikimedia Commons. Europe orthographic Caucasus Urals boundary (with borders). URL: https://commons.wikimedia.org/wiki/File: Europe_orthographic_Caucasus_Urals_boundary_(with_borders).svg (page 2).

POWER8 Performance Counters




- Further information on counters at IBM website
 - CPI events and metrics for POWER8
 - Events and groups supported on POWER8 architecture
 - Derived metrics defined for POWER8 architecture
 - Table 11-18 and Table D-1 of POWER8 Processor User's Manual for the Single-Chip Module
 - OProfile: ppc64 POWER8 events
- List available counters on system
 - With PAPI: papi_native_avail
 - With showevtinfo from libpfm's /examples/ directory

```
./showevtinfo | \
grep -e "Name" -e "Desc" | sed "s/^.\+: //g" | paste -d'\t' - -
```

- See next slide for CPI stack visualization
- Most important counters for OpenMP:

```
DMISS_PM_CMPLU_STALL_DMISS_L3MISS,
PM_CMPLU_STALL_DMISS_REMOTE, PM_CMPLU_STALL_DMISS_DISTANT
```



Nember of the Helmholtz Association

perf Supplementary More resources for the Linux tool




web.eece.maine.edu/~vweaver/projects/perf_events/

perf report




Usage: perf record ./app





perf report

Usage: perf report






perf report

Use c++filt to demangle!

Usage: perf report





perf report

Usage: perf report

```
2. aherten@jupp00: ~/NVAL/Other/OpenPOWER-SC16/test (ssh)
                      /home/aherten/NVAL/Other/OpenPOWER-SC16/test/matmul.bin
                       r7.-40(r1)
 0.04
                lxsspx vs1.r7.r6
 0.07
                xsmuls vs0.vs0.vs1
                       r3.r3.r5
                       r7,-48(r1)
                       r6.r7.r6
                add
 0.07
                       f1.0(r6)
                xsadds vs0, vs1, vs0
             // C = n \times p
             void mult(const int m, const int n, const int p, const float * __restrict__ A, con
                      // C = A * B
                      for (int row = 0; row < n; row++) {
                               for (int col = 0: col < p: col++) {
                                       for (int elem = 0: elem < m: elem++) {
                addi
                       r3, r3, 1
Press 'h' for help on key bindings
```

PAPI: Low Level API



Usage: Source Code

```
int EventSet = PAPI NULL;
long long values[2];
// PAPI: Setup
PAPI_library_init(PAPI_VER_CURRENT);
PAPI create eventset(&EventSet);
// PAPI: Test availability of counters
PAPI guery named event("PM CMPLU STALL VSU");
PAPI query named event("PM CMPLU STALL SCALAR");
// PAPI: Add counters
PAPI add named event(EventSet, "PM CMPLU STALL VSU");
PAPI add named event(EventSet, "PM CMPLU STALL SCALAR");
// PAPI: Start collection
PAPI start(EventSet);
// Compute
mult(m, n, p, A, B, C);
// PAPI: End collection
PAPI_CALL( PAPI_stop(EventSet, values), PAPI OK );
```



Usage: Source Code

```
int EventSet = PAPI NULL:
long long values[2];
// PAPI: Setup
PAPI_library_init(PAPI_VER_CURRENT);
PAPI create eventset(&EventSet);
// PAPI: Test availability of counters
PAPI guery named event("PM CMPLU STALL VSU");
PAPI query named event("PM CMPLU STALL SCALAR");
// PAPT: Add counters
PAPI add named event(EventSet, "PM CMPLU STALL VSU");
PAPI add named event(EventSet, "PM CMPLU STALL SCALAR");
// PAPI: Start collection
                                                Macro for
PAPI start(EventSet);
                                              checking results!
// Compute
mult(m, n, p, A, B, C);
// PAPI: End collection
PAPI_CALL( PAPI_stop(EventSet, values), PAPI_OK );
```

PAPI

JÜLICH FORSCHUNGSZENTRUM

Usage: Output

Example: ./matmul.low.bin (Matrix Multiplication)

```
f herten — aherten@jupp00: ~/NVAL/Other/OpenPOWER-SC16/Example-For-Slides — ssh jupp
aherten@jupp00:~/NVAL/Other/OpenPOWER-SC16/Example-For-Slides$ ./matmul.low.bin
Real Time/s:
                        0.570782
Stalls due to VSU:
                        940530493
Stalls due to Scalar: 708118100
aherten@jupp00:~/NVAL/Other/OpenPOWER-SC16/Example-For-Slides$
```

PAPI Error Macro

For easier status code checking



```
#define PAPI CALL( call, success )
   int err = call;
   if ( success != err)
   std::cerr << "PAPI error for " << #call << " in L" <<
→ PAPI strerror(err) << std::endl: \</pre>
// Second argument is code for GOOD,
// e.g. PAPI OK or PAPI VER CURRENT or ...
// ...
// Call like:
PAPI CALL( PAPI start(EventSet), PAPI OK );
```



- Helper library for setting up counters interfacing with perf kernel environment
- Used by PAPI to resolve counters
- Handy as translation: Named counters → raw counters
- Use command line utility perf_examples/evt2raw to get raw counter for perf

```
~\$./evt2raw PM_CMPLU_STALL_VSU
r2d012
```

→ http://perfmon2.sourceforge.net/docs v4.html

Score-P



Principle analysis with scorep-score

Usage: scorep-score -r FILE


```
↑ herten — aherten@jupp00: ~/NVAL/Other/OpenPOWER-SC16/test — ssh • ssh juppext
aherten@jupp00:~/NVAL/Other/OpenPOWER-SC16/test$ scorep-score -r -c 2 scorep-20160826_2106_1032520
6034857807/profile.cubex
Estimated aggregate size of event trace:
                                                         149 bytes
Estimated requirements for largest trace buffer (max buf): 149 bytes
Estimated memory requirements (SCOREP_TOTAL_MEMORY):
                                                         4097kB
(hint: When tracing set SCOREP TOTAL MEMORY=4097kB to avoid intermediate flushes
or reduce requirements using USR regions filters.)
        type max_buf[B] visits time[s] time[%] time/visit[us] region
        ALL
                            2 1.92 100.0
                                                  961066.48 ALL
        USR
                   148
                            2 1.92 100.0
                                                  961066.48 USR
        USR
                            1 1.89
                                        98.4 1891933.34 Z4multiiiPKfS0 Pf
                                 0.03 1.6
        USR
                                                   30199.62 main
aherten@jupp00:~/NVAL/Other/OpenPOWER-SC16/test$
```

Score-P



Performance counter analysis with cube_dump

Usage: cube-dump -m METRIC FILE





The End

Thanks for reading until here